Abstract-Prior research has characterized bus-transfer switching capabilities of disconnectors commonly found in ac gas insulated switchgear by means of a limit performance prediction. A large number of dc bus-transfer tests were conducted on a modified bus-transfer test setup in order to study the applicability of these findings for the use of disconnectors in future HVdc substations. It was found that the ac extinction criterion based solely on the instantaneous recovery voltage and the expected arc voltage at current zero is also valid for dc bus-transfer switching. However, due to the high-frequency harmonics inherent to HVdc power transmission, the process of reaching the initial current zero and the extinction of the switching arc at current zero have been discovered to be independent to a certain degree. For negligible harmonic content of the switching current, arcing times below 20 ms have been predicted for reasonable sizes of substations and realistic dc current magnitudes, which is certainly within the capabilities of existing ac disconnectors. The previously devised limit performance prediction can be applied to gauge influences of different harmonic current contents and small modifications to the disconnector in simulation by applying the reignition criterion at the initial and all subsequent current zeros. Ultimately, however, exact knowledge of frequency and magnitude of the harmonic currents is needed in order to perform accurate predictions.
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I. INTRODUCTION

I
NCREASING demand for integrating renewable energy sources into existing ac power grids has led to a number of propositions for HVdc multi-terminal grids in recent years. With the advances in power electronics enabling voltage source converters (VSC) at high dc voltages, multi-terminal HVdc grids have become a reality when the Nan'ao HVdc system was commissioned by China Southern Grid in December 2013 [1] , [2] . Identified as one of the key enabling technologies for large multi-terminal grids, HVdc circuit breakers (CB) have seen tremendous research effort in the past decade (cf. [3] ). The installation of the first production models is currently underway in the Zhoushan five terminal grid [4] , [5] after manufacturers started presenting functioning prototypes [6] , [7] a few years ago. Due to the substantial costs of first-generation HVdc CB, the number of CB planned to be employed in any multi-terminal grid is designed to be minimal, i.e., one CB per substation feeder or fewer.
In terms of insulation medium employed in an HVdc substation, gas insulated switchgear (GIS) offers advantages over air insulated switchgear (AIS) such as reduced size and immunity against pollution. Research into HVdc GIS is now spanning more than three decades. Past operational milestones include the installation of a gas insulated connection between a valve hall and a converter transformer in Gotland, Sweden in 1983 [8] , a two year performance verification ending in 1999 run in the USA [9] and the successful operation of the Kii Channel HVdc link in Japan since 2000 [10] . The main focus of research into HVdc GIS during this time period has been on insulation characteristics of the gas volume, solid components and their interfaces [11] . Investigation of the switching operations by disconnectors and earthing switches integrated into these substations has received only minor attention during this period (cf. [12] - [14] ).
II. SCOPE OF RESEARCH
With increasing complexity of HVdc multi-terminal grids and their substations, the need for switching cases other than fault current interruption will arise. Research into state-of-theart switching equipment for HVdc by Cigré JWG A3/B4.34 [14] as well as a preliminary study of small-current switching cases within future HVdc substations by the authors [13] found bustransfer switching to be a potentially relevant switching case. In double bus single breaker substations, a type widely used in ac transmission, bus-transfer switching by disconnector enables the reconfiguration of feeders within the substation while maintaining power flow without the need for CB switching. The authors have analyzed this ac switching case for a disconnector used in gas insulated switchgear (GIS) arriving at a reignition criterion which can be used to simulate bus-transfer in the time domain [15] . In the following, the same disconnector along with the theoretical findings is probed with respect to expected switching operations in future HVdc substations in order to identify unique challenges such as the lack of natural current zeroes and the harmonic content of the switching current. A different type of GIS disconnector using a far higher opening speed and air as an insulation medium was previously evaluated for its applicability in HVdc substations by Vinson [12] by means of constant current simulations. The study predicted a short arcing time well below comparable ac switching times for one, realistic application case.
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See http://www.ieee.org/publications standards/publications/rights/index.html for more information. It is important to note that there is a substantial difference in ac bus-transfer by disconnector in air insulated switchgear (AIS) compared to GIS. AIS is typically characterized by larger substation dimensions with higher self-inductance per unit length of conductor and disconnectors with considerable electrode travel in the hundreds to thousands of millimeters. For ac bus-transfer, this brings about a significantly higher recovery voltage, as is evident in the IEC standard 62271-102 [16] , which specifies recovery voltages between six to ten times larger for AIS substations of the same rated voltage level. Peelo [17] concluded from measurements on air-break disconnectors and subsequent arc modelling, that bus-transfer for AIS relies on the negative differential arc resistance near current zero of sufficiently long switching arcs. Extinction occurs when the bus-transfer loop cannot sustain a further increase in arc voltage at decreasing switching current. In contrast, prior research by the authors [15] highlighted that negative differential arc resistance does not play a role in slow-moving GIS disconnectors, which exhibit electrode separation distances of less than 10 mm during relevant switching times. The arc voltage increases primarily with the separation of the electrodes, thus, making arc extinction certain only once the time-dependant arc voltage exceeds the recovery voltage at current zero. Therefore, the following derivations, measurements and simulations of bus-transfer processes apply exclusively to GIS disconnectors.
III. APPLICATION OF LIMIT PERFORMANCE PREDICTION
It has been shown previously, that for ac calculations, bustransfer processes can be simulated by using the equivalent circuit diagram shown in Fig. 1 (cf. [15] and [18] ). The influence of the switching arc of the disconnector is modelled as a voltage source u DS . The parallel sections of bus are modelled as inductances and resistances determined by the length of the bus and the technology of the substation (i.e., voltage level and insulation media). Therefore, L 1 and L 2 can be calculated from the inductance per unit length L and the length of either bus
The same is true for R 1 and R 2 using the resistance per unit length R . For the investigated GIS designed for operation at a nominal voltage of 420 kV ac, L is approximately 200 nH m −1 and R is 10 µΩ/m respectively. The influence of the resistances R 1 and R 2 are generally minor compared to the large impedances of the inductances L 1 and L 2 for typical ac substations. In early dc current commutation investigations by Kanngiesser and Cigré working group 14/14.08, the resistances were neglected for calculations of bus-transfer switching but considered in other commutation cases involving earth returns [19] .
Before opening of the disconnector, the pre-switching current i pre 2 through the disconnector is determined by the lengths of the parallel bus (d 1 ) as well as the total bus-transfer loop length
in combination with the total current i S as follows:
As soon as the disconnector opens, a switching arc develops, leading to the superposition of i pre 2 with a counter current i arc 2 , which depends heavily on the arc voltage apparent at the disconnector terminals (u DS ). In the simplified case of a constant arc voltage u DS (t) =u arc , the counter current can be calculated analytically as
where t i refers to the time of ignition and τ is the time-constant of the bus-transfer loop given by L /R . For current-or timedependent arc voltage functions, analytical solutions for i arc 2 (t) are rarely possible, making numerical calculations inevitable. However, for worst-case estimations, a constant arc voltage corresponding to the electrode fall voltage of a particular material can be used. In case of arcs in SF 6 gas, 13.8 V and 17.5 V have been found as electrode fall voltages for tungsten and tungstencopper electrodes respectively by Yokomizu [20] .
Once the counter current reaches the level of the pre-switching current, the total current through the disconnector becomes zero. In previous investigations of a 420 kV GIS disconnector opening at a speed of 0.1 m/s in ac tests, the authors found, that when the current reached zero, conditions for thermal reignition were always present (cf. [15] ). Therefore, extinction of the switching arc was certain when the recovery voltage
was lower than the predicted arc voltage u AC arc (t 0 ) at the time of current zero t 0 due to the circuit's inability to sustain an arc current. This was designated the extinction criterion.
The arc voltage for this particular type of disconnector was measured to increase with at b from an initial voltage of 14.3 V, where a = 235 Vs −0.64 and b = 0.64. Furthermore, the arc voltage was found to be virtually independent of current for the investigated arcing times. For u RV (t 0 ) larger than u AC arc (t 0 ), the likelihood of reignition increased towards higher recovery voltages but no clear criterion for reignition could be found. However, only very few extinctions were observed at recovery voltages equal to or greater than twice the expected arc voltage, thus a factor of two can serve as a rule of thumb for certain reignition. In ac applications, i S (t 0 ) and its time-derivative are linked by the grid frequency. Therefore, u RV is often expressed as a combination of a length of bus d 1 and a source current i S . For a specific type of bus, these two variables specify the recovery voltage completely according to (3) . With the addition of a pre-switching current or a current distribution between the two parallel buses, a bus-transfer switching case is fully characterized. As an example, the standard IEC-62271-102 [16] currently specifies a recovery voltage of 20 V and a maximum pre-switching current of 1.6 kA for 420 kV GIS which corresponds to d 1 = 160 m and pre-switching current of 80% of the total source current i S = 2 kA.
In future dc grids, however, the source current is primarily a constant current determined by the dc power flow superimposed with a comparably small time-varying harmonic content. The derivative of this source current depends solely on the magnitudes, frequencies and relative phase angles of the harmonic currents. For this reason, i pre 2 and u RV are connected with an additional degree of freedom (di s (t 0 )/dt). As a result, the process of reaching current zero is less strictly coupled to the likelihood of reignition compared to ac cases.
IV. FEASIBILITY PREDICTIONS FOR OPERATION IN DC
Due to the lack of naturally occurring current zeros, it is prudent to investigate the time to initial current zero as a function of arc voltage, pre-switching current and bus-transfer loop length in order to evaluate the feasibility of bus-transfer in dc GIS. The results of a numerical simulation of these times are presented in Fig. 2 for the case of a constant dc source current distributed so that i pre 2 is equal to 80% of i S . To identify the influence of the arcing voltage, the simulations were performed for a constant arc voltage of 13.8 V (cf. [20] ) and for the arc voltage function previously found in ac test. Additionally, a modified ac arc characteristic corresponding to a contact separation speed of 0.3 ms −1 was simulated as well. It is evident that, for the considered types of arc voltages, both pre-switching current and bus-transfer loop length have very similar influences on the time to initial current zero in that their increase prolongs the time to initial current zero. It is important to note, that due to the exponential function in (2), there is an absolute limit of bus-transfer loop length and pre-switching current for the case of constant arc voltage, representing an infinitely long arcing time. For the two other cases, no such limit exists as the arc voltages are strictly monotonically increasing with time. In general, the calculated times appear quite short. Only cases of high currents in combination with very long sections of bus require more than 10 ms to reach zero current when using the ac arc characteristic. When evaluating the previously introduced extinction criterion for these simulated cases, the recovery voltage as defined in (3) simplifies to i S R 1 due to the constant nature of the current. R 1 is typically very small in switchgear in order to minimize transmission losses and to prevent unnecessary resistive heating. At all times of initial current zero for the cases shown in Fig. 2 , u RV is smaller than the expected arc voltage. Therefore, no reignitions can occur, making the arcing time equal to time to initial current zero. In reality, however, currents in HVdc applications are rarely constant in time. To analyze the influence of harmonic currents, Fig. 3 shows simulated cases of a source current of 2 kA with a superimposed triangular current increasing and decreasing at 1 A µs −1 at a switching frequency of 2 kHz. As in the previous example, the pre-switching current is set to 80% of the source current. The total bus-transfer loop length is varied, so that the absolute value of the recovery voltage is either lower than, equal to or larger than the arcing voltage at time of ignition (d BT =50 m, 78 m and 170 m respectively). For these simulations, the extinction criterion is evaluated at each current zero. From the results of the constant arc voltage simulation presented in Fig. 3(a) , it is clear that the influence of the triangular source current onto the switching current increases with increasing bus-transfer loop length. For the shortest loop of 50 m the current gradient is negative during the entire arcing time. In contrast, the case of the intermediate loop of 78 m exhibits negative current gradients only when the source current is decreasing, otherwise i 2 stays nearly constant. The longest bus-transfer loop displays negative gradients when the source current is decreasing and positive gradients when the source current is increasing. The initial current zeros are reached at 1.5 ms, 2.7 ms and 4.8 ms respectively, at recovery voltages of −7 V, −12.7 V and −24.3 V. With the simulated arc voltage at a constant 13.8 V, only the longest bus-transfer loop violates the extinction criterion at current zero, thus leading to a reignition in the simulation. The absolute values of the recovery voltages at all following current zeros are also greater than the arc voltage. Therefore, arc extinction never occurs despite the fact that the arc voltage is capable of creating current zeros from the dc pre-switching current.
In contrast, the simulation using the arc voltage function presented in Fig. 3(b) shows an extinction of the switching arc regardless of the length of the bus-transfer loop. The current decrease is steeper in all cases leading to initial zeros at 1.1 ms, 1.9 ms and 3.7 ms. A total of eight reignitions are simulated to occur for the 170 m loop before the extinction criterion is finally fulfilled at an arcing time of 7.6 ms with an arc voltage of −24.4 V and a recovery voltage of −23.9 V. It is clear from these simulation results that any recovery voltage is predicted to be surpassed by the arc voltage at some point as long as the disconnector is able to continue electrode separation and therefore continue to increase its arc voltage. However, the additional arcing time caused by the numerous reignitions needs to be taken into account in terms of electrode erosion and total arcing time. Furthermore, the applicability of the extinction criterion for such rapidly occurring current zeros as well as dc bus-transfer in general requires verification by testing.
V. DC BUS-TRANSFER TEST SETUP
To study bus-transfer operation in genuine dc operations, a test setup as shown in the equivalent circuit diagram of Fig. 4 was devised. Having previously proved its merit for bus-transfer testing in an ac setup (cf. [15] ), the bus-transfer loop including the disconnector and its control unit were modified as little as possible in order to assure a high level of comparability. The current source, however, was replaced entirely since prior investigations relied on an LC-oscillating current source capable solely of providing ac. The setup presented in Fig. 4 contains three buck converter modules (M 1 , M 2 , M 3 ) connected in parallel to deliver a total dc current of up to 3 kA to the bus-transfer loop. The intricacies of this flexible pulsed dc source (FPDCS) have recently been presented by the authors [21] . Its main fea- Table I .
The main limitations in terms of safe operating area are given by the energy storage of the capacitors, the heating of the power semiconductors and the parasitic properties of both source and load (i.e., self-inductances of wires and parasitic capacitances to ground). For loads exhibiting low voltages compared to the capacitor voltage of the source, an additional load resistor R S can be connected in series to the load. This is especially useful if the desired source current i S is to have symmetric harmonic components. The currents produced by this setup are similar to the simulated i S of Fig. 3 . While these currents are not an accurate representation of realistic dc currents overlaid with harmonics of certain frequencies, they are differentiable with a high numerical accuracy. Therefore, analysis of recovery voltages at interesting points in time, such as current zeroes, is greatly facilitated compared to more complex currents. The knowledge gained analyzing tests using these artificial currents then can be applied to realistic dc currents in simulation. Two source modules were utilized in parallel to produce currents similar to the symmetric ones shown in Fig. 3 . Module M 2 was configured with a large inductance L M 2 of 4.5 mH, so as to deliver an almost constant dc current offset. The inductance of M 1 was set to 0.5 mH or 1.5 mH depending on the test to superimpose a fast-changing triangular current onto i M 2 . In this configuration, six different operating states are possible as listed in Table II . Special attention has to be paid to the two operating states during Therefore, u RV during these periods is reduced by a factor of three to nine compared to the remaining four switching states, which can influence both switching current and reignition behavior as predicted by the simulation results shown in Fig. 3 .
The bus-transfer loop consists of two parallel connected, purpose-built GIS bus equivalents constructed of wound aluminium conductor, each of which can be configured to represent anywhere between a few meters of bus up to a maximum of 600 m. The resistance per emulated unit length R is aimed to be approximately 10 µΩ m The seven measurement devices shown in Fig. 4 were deployed to achieve as high a measurement quality as possible. were used in an identical fashion to calculate the total voltage drop across the bus-transfer loop u LP . Additionally, they were employed as automatic error detections by analyzing the difference of u − LP to ground potential to detect ground failures and by comparing u LP to u DS after switching arc extinction to verify the measurement and calculation of the disconnector voltage. The currents i 1 , i 2 and i S were measured using identical, purpose built current transducers according to the HOKA principle (cf. [22] ). The current sensors operate electrically isolated, providing 1% measurement accuracy over a current range of 0 kA to 3 kA from pure dc up to a maximum frequency of 1 MHz. In post-processing, the sum of i 1 and i 2 was compared to i S to verify the correct operation of all current transducers.
VI. MEASUREMENT ANALYSIS AND EVALUATION
The post-processing of the measured currents and voltages has proven to require an extensive set of software tools. In an automated first step, the differential signals u DS and u LP are calculated and all raw data are downsampled to a sampling frequency of 1 MS/s. Using the time-derivative of the downsampled i 2 , u DS is compensated for the inductive voltage drop between the two relevant voltage dividers. All other measured signals remain unchanged.
In order to characterize the pre-switching current distribution of i S into i pre 1 and i pre 2 , tests are performed during which the disconnector stays in its closed position. This effectively shortcircuits the device under test, the results are thus referred to as short-circuit (SC) data. Similarly, open-circuit (OC) tests take place with the disconnector remaining open, so that the recovery voltage is apparent at the disconnector poles during the entire duration of the test. A series of measurements started with changing of the bus-transfer inductances L 1 and L 2 , which necessitated the recording of SC and OC measurements. Bustransfer tests were performed at different intervals ranging from minutes to days in order to minimize potential influences of the test sequence.
The differential equations describing the equivalent circuitdiagram of the source and bus-transfer loop shown in Fig. 4 have been analyzed for SC and OC tests for all six switching states listed in Tab. II. With small error, the source current for a particular test case and point in time can be described as
where t 0 refers to the time of the most recent change in switching state. However, for all analyzed cases modelling i S as a second order polynomial approximation around t 0 resulted in more consistent and accurate results, thus i S was fitted using the expression
where α and β are fitting parameters depending on the configuration of the test setup and the energy stored in the capacitors at t 0 . Fitting (5) onto the measured current has proven to be the most reliable method to determine the recovery voltage at any point in time because it smooths measurement noise while enabling the analytical derivation of i S necessary to determine u RV at specific points such as current zeros. In parallel to this calculation applicable only for specific points in time selected by the user, a simulation spanning the entire time of a test is performed automatically. As inputs for this simulation, the measured i S as well as L 1 , L 2 , R 1 and R 2 determined during SC and OC measurements are combined with the arc characteristic and the extinction criterion of the prior ac investigations. The aim of this simulation is to test the applicability of the limit performance prediction method using minimal user input. In Fig. 5 , an example of the evaluation results of a bustransfer test are presented. For each of the 18 current zeros which occur during this test, a section of time has to be selected for u RV calculation by fitting α and β onto i S as specified by (5) . Furthermore, the user selects the exact time of current zero and its classification (i.e., reignition, extinction, special case), which automatically saves the calculated values of u RV at these points in time and prints markers at the appropriate voltages. An average of u DS over 1 ms leading up to every user-selected current zero is saved as arc voltage associated with this point in time for comparison to the calculated recovery voltage. The aforementioned automatic simulation of the test based on the ac extinction criterion is shown for the final 5.5 ms of the test as well. It exhibits good agreement with the manually evaluated results with the exception of the time after arc extinction when the small-amplitude, high-frequency measurement noise of i S provokes erroneously high recovery voltages.
VII. EXAMPLE VALIDATION MEASUREMENTS
In order to understand the applicability and the implications of the aforementioned extinction criterion for dc tests, a bustransfer test was set up which exhibited a constant recovery voltage close to the anticipated arc voltage. This was realized by a long and steady initial rise of the source current during which arc ignition took place. During this rise, the anticipated recovery voltage can be considered almost constant with L 1 chosen so that u RV is very close to the anticipated arc voltage. After the initial rise, the source current would fall very slowly to produce recovery voltage below 1 V. From the simulations based purely on the ac results presented in Fig. 3 it is expected that the switching current remains constant when u RV ≈ u AC arc during the initial rise but that it goes to zero rapidly when u RV u AC arc afterwards. The results of three example tests are shown in Fig. 6 . In example (a), the arc voltage consistently measured a few volts higher than anticipated arc voltage (and therefore the recovery voltage). As a result, the initial switching current of 60 A decreases to zero slowly over a time of 1.4 ms. At which point, the calculated recovery voltage is 15.7 V, which is lower than the expected arc voltage of 17.7 V. As expected for such a case, no reignition occurs. In examples (b) and (c), the arc voltages follow the predictions rather well, leading to almost constant i 2 during rising currents. In example (b) current zero is reached during the first decrease of i S at a calculated recovery voltage of less than 0.1 V. However, in example (c), the duration of the source current decrease is too short to allow i 2 to reach zero, leading to a second (short) period of constant current before the final decrease to zero. From these three examples in combination with the evaluated example shown in Fig. 5 , it is evident that the assumptions made based on the ac limit performance prediction hold for many of the analyzed tests. Namely, the development of the arc voltage as a function of time, the applicability of the extinction criterion and the validity of the switching current calculation have been verified for dc bus-transfer tests.
Over the course of evaluating a total of 226 bus-transfer tests exhibiting a combined 1070 current zeros, six instances of very similar but unexpected behavior were also identified. The evaluation of one of these tests is shown in Fig. 7 . The test setup was the same as used for the measurement shown in Fig. 5 but due to jitter in the motor control of the disconnector, the start of the arcing time is different. Therefore, i pre 2 differs by 90 A and with it the time to initial current zero by 0.1 ms. The unpredicted behavior occurs immediately after the initial current zero at an arcing time of 2.97 ms. The calculated recovery voltage is −44.2 V, the predicted arc voltage −19.8 V. Therefore, the extinction criterion is not fulfilled implying that a reignition at this point is possible but not certain. From the magnification around this point shown in the figure, it can be seen that i 2 stays zero (within measurement accuracy) while a voltage varying between −31.9 V and −41.1 V is apparent at the disconnector. The match between this measured voltage and the calculated recovery voltage implies that an extinction of the switching arc took place at the initial current zero. However, 48 µs later, a change in switching state of the current source causes a fast rise of the measured recovery voltage to 172 V. After a short transition period of 4 µs, the disconnector voltage settles close to the predicted arc voltage at around 20 V and i 2 starts to increase as after a normal reignition. Due to the short delay between initial current zero and reignition, this phenomenon is referred to as delayed reignition in this context. From the limited set of data, it is impossible to ascertain the mechanism of reignition. Time scales for thermal reignition in well-designed SF 6 circuit breakers are typically in the range of a few microseconds [23] . However, the transition regime between thermal and dielectric breakdown (referred to as Paschen by Schoetzau) regimes during which temperatures above 1500 K exist has been found to last up to 200 µs for a model double flow circuit breaker in SF 6 by Schoetzau [24] . It is likely that this time scale extends considerably in case of an unblown, free burning arc in a very small electrode gap (i.e., less than 1 mm for all recorded cases) due to a lack of gas exchange as is the case in the presented disconnector. Additionally, the short arc is likely to contain high levels of copper contamination from the electrodes which increases the conductivity of the hot gas during the thermal and transition regime considerably, increasing the likelihood of thermal reignition. For a 5% copper contamination of SF 6 at 2800 K a conductivity increase by three orders of magnitude was found by Mentel [25] . Once the gas between the electrodes reaches temperatures of the Paschen regime, reignition by transient switching overvoltages due to the substantially lowered critical field strength of hot mixtures of SF 6 and copper becomes a possibility. As shown by Mentel [25] , the ionization potential of copper contaminated SF 6 is lower than that of pure SF 6 , thus lowering electric strength of the gas gap. For the presented example, the electric field shortly before reignition is within the range of critical fields calculated by Wang and Yao. [26] , [27] for a 50%SF 6 -50%Cu gas mixture of 1000 K. However, one of the six recorded instances of delayed reignition occurred at a time of no switching action of the source at a level of recovery voltage below what is necessary for dielectric breakdown even of contaminated hot SF 6 , thus lending more credibility to thermal reignition.
It is important to note that, for the recorded instances of delayed reignition, the calculated recovery voltage and the measured disconnector voltage at time of current zero were higher than the predicted arc voltage. When applying the extinction criterion for limit performance prediction, these current zeros would, therefore, be simulated as instantaneous reignitions which would result in an accurate worst-case calculations. In prior ac investigations, no reignitions were recorded after periods of zero current of any length, which led to the assumption that the conditions necessary for reignition decayed very quickly. However, in said ac tests the recovery voltage was a comparably slow changing sinusoidal as opposed to the step changes of large amplitude apparent in the presented dc tests. In order to further study the criteria of reignition, the test setup of Fig. 4 would need to be extended considerably, such as by installing a post-arc current measurement system able to measure small currents during the thermal phase and devising a method to determine the composition of the arc plasma. Using such a setup, measurements aiming to apply specific voltage stress in different time steps after current zero could be used to better define the different phases of recovery for this type of GIS disconnector.
VIII. SYNOPSIS OF EVALUATED DATA
In addition to the examples presented above, a further 221 bus-transfer tests were conducted varying both pre-switching current and recovery voltage. In Fig. 8 the recovery voltages for all current zeros (extinctions, immediate reignitions and delayed reignitions) below 100 V are plotted against the time to current zero. Additionally, the measured arc voltages leading up to each current zero are given together with the expected arc voltage development from prior ac tests using the same disconnector. In these results, a clear divide between recovery voltages leading to reignitions and those leading to extinctions is evident. As was expected, no reignition occurred at a recovery voltage below the arc voltage for a given arcing time. Thus, the extinction criterion can be considered experimentally validated for dc bus-transfer.
In a time range of 4 ms to 6 ms, recovery voltages close to the arcing voltages have been achieved. Extinctions, immediate reignitions and one delayed reignition at recovery voltages of 23.5 V to 36.1 V were measured. However, all current zeros followed by recovery voltages above 40 V have been recorded as either immediate or delayed reignitions for times to current zero between 2.6 ms to 11.6 ms. It is thus reasonable to infer, that recovery voltages of two to three times the level of the predicted arc voltage always lead to reignitions within these times. For the intermediate region between guaranteed extinction and a recovery voltage double the arc voltage, not enough data is available yet to draw a conclusion.
With this validation of the extinction criterion for dc bustransfer, the applicability of limit performance estimation by time-based simulation as presented above in Figs. 2 and 3 is given as well. The results of the automated simulation of each test generally agree very well with the measured results. The exceptions are current zeros exhibiting recovery voltages in the region between arc voltage and certain reignition. When applying the extinction criterion, such current zeros are always treated as reignitions in order to simulate a worst-case limit performance. In reality, however, this band of recovery voltages shows both reignitions and extinctions. A secondary source of mismatch between measurement and simulation stems from the fact that the switching arc presents some stochastic behavior in its voltage over time (cf. examples in Fig. 6 ). Especially when combined with the sharp transitions in source current gradient, these deviations from the expected arc voltage can lead to misestimations of the arcing time. Using the simulations to predict switching performance over a sufficiently large number of samples, however, these errors should become negligible.
In order to conduct such simulations employing the extinction criterion, precise data on the expected current harmonics are needed together with the layout and technology of the substation in which the disconnector will be located. While many studies of ac side harmonics of HVdc converters exist due to the interactions of dc links with ac grids (cf. [28] ), not much data is available on dc side harmonics, especially for the case of future multi-terminal networks. According to IEC/TR-62543 [29] and Cigré Technical Brochure 269 [30] numerous combined factors determine the harmonic voltage and current of a VSC converter such as converter technology (number of levels, cell capacitor size, etc.), dc side filters, switching frequency, modulation method, operating conditions and ac side operation. For multi-terminal operation the interaction between converters, the switching states of the substations and the grid topology are likely to play an additional role.
In Fig. 9 results of such dc bus-transfer simulations are shown using a simple source current
where the dc current i 0 is set to 2 kA, the lowest harmonic frequency considered ω 0 is chosen as 1 kHz and the harmonic current magnitudes are set to α n = (55 − 5n)A, so as to emulate harmonic contents closer to the ones likely to be found in future multi-terminal dc grids compared to the artificial test currents above. This current is split into a bus-transfer loop of d 1 = 160 m and d 2 = 40 m. Three different scenarios have been simulated 100 times each, randomly selecting the phase angles ϕ n and the ignition time of the switching arc. In scenario a), the extinction criterion has been used, assuming the disconnector characterized in the measurements presented above. It is evident from the results, that the majority of simulated arcing times are within 6 ms to 10 ms. However, in nine simulations out of 100, the arcing time is more than 10 ms. The most extreme case simulated exhibits 277 reignitions and a total arcing time of 41.6 ms. According to the extinction criterion, there exist two possible ways to mitigate the occurrence of such long arcing times; Either the recovery voltage is reduced or the arc voltage is increased at current zero. In scenario b), the grid-side possibility of reducing the harmonic current magnitude by half is simulated. Such a change could be the result of increased high frequency filtering or an alteration of the converter modulation scheme, for example. As a result of this change, the maximum arcing time is reduced to 8.1 ms and the maximum number of reignitions becomes six, denoting a significant reduction comparing to the case of full harmonic content. The second possibility of arcing time reduction is demonstrated in scenario c), where the recovery voltage is the same as scenario a) but the arc voltage increases twice as fast, which corresponds to an electrode separation speed of 0.1 ms −1 . In 92 out of the 100 simulated cases arcing times between 5 ms to 7 ms are recorded while no arcing time longer than 12.5 ms was found. However, the maximum arcing time also corresponds to a switching case of 52 reignitions at current zero.
IX. IMPLICATIONS FOR FUTURE HVDC APPLICATION
A number of implications for development, testing and application of disconnectors for bus-transfer switching arise from the presented results:
Prediction of the bus-transfer process in terms of switching current, recovery voltage and switching arc extinction is possible using a simple model of the arc voltage behavior over time and the presented estimation criterion as long as the arc voltage remains reasonably independent of the switching current.
Application of existing ac disconnectors with bus-transfer capability in future gas insulated HVdc substations is feasible in terms of switching performance. Simulations and measurements have shown that current zeros can be reached within reasonable arcing times, even for large substations and high pre-switching currents.
Harmonic content of the bus-transfer current plays a substantial role in the delay of current zero and in the reignition of the switching arc at current zero. It is, therefore, important to know the maximum harmonic content of the current in an HVdc substation in terms of magnitudes, frequencies and phase angles to predict bus-transfer performance of disconnectors. For widespread application of disconnectors, a standardization of the maximum harmonic currents present in dc substations is therefore necessary.
Simulation of the bus-transfer performance of a given disconnector is achievable as soon as its arcing behavior is known and the application is well-defined especially in terms of bus lengths and harmonic content of the currents. In order to obtain a prediction of the limit performance of a given disconnector, repeated simulations accounting for small variations in arc voltage and harmonic currents are necessary (i.a. Monte Carlo simulations).
Modifications of the disconnector which directly influence the arc voltage behavior, such as changes in electrode separation speed, can be assessed in simulation by using the limit performance prediction reducing the need for development tests. The same is true for changes in the grid-side requirements, which affect the pre-switching current and recovery voltage.
Testing of bus-transfer switching (and similar commutation operations) is practicable using a circuit such as the proposed full bus-transfer loop in combination with a dc source. The dc source needs to be able to sustain a high current during load change while simultaneously generating a harmonic spectrum similar to what will be found in application.
Reignitions caused by high frequency harmonic currents are likely to be of considerably higher repetition rate and lower peak current compared to known ac applications. Further research is necessary to clarify if existing erosion models, such as the one developed by Tepper et al. [31] for copper-tungsten contacts in circuit breakers, are capable of estimating the mass loss caused by this particular switching case. Moreover, the delayed reignitions recorded for a small number of current zeros should be investigated further in order to advance the extinction criterion with regard to fast changes of the recovery voltage immediately following current zero.
Extension of disconnector applications to other switching duties similar to bus-transfer in multi-terminal HVdc grids is conceivable. By employing the presented simulations, limit performance of a similar disconnector for such switching cases can be evaluated with relative ease. Transferring lines under full load or no-load conditions in dc grids by disconnectors has been outlined by Vinson [12] previously. Further switching cases such as deparalleling of lines could be considered in the future.
Dielectric properties of the electrode gap after current zero require further investigation, especially for switching cases exciting large transient recovery voltages. Furthermore, influence of the byproducts of disconnector operation onto the solid and gaseous insulation system of the switchgear needs to be minimized as prior research has shown that metallic particles associated with disconnector operation can have detrimental effects on HVdc insulation systems [32] , [33] .
X. CONCLUSIONS AND OUTLOOK
The presented research demonstrates, that ac disconnectors with bus-transfer switching capability offer an attractive starting point for the design of future disconnectors for use in gas insulated HVdc substations. Bus-transfer of dc currents can be investigated experimentally using the presented test setup as well as by simulating the given equivalent circuit diagram in combination with the previously found extinction criterion. While the magnitude of the bus-transfer current and the length of the bus-transfer loop have been identified as major contributors to the arcing time, the biggest influence onto the reignition behavior at current zero stems from the harmonic content of the bus-transfer current. Therefore, accurate specification of magnitude, frequency and phase angle of current harmonics is vital for the design and testing of disconnectors with dc bus-transfer capability.
In future research, applications of disconnectors for switching cases other than bus-transfer in HVdc grids as well as more severe bus-transfer scenarios will be evaluated. Furthermore, methods to reduce arcing times and contact erosion in order to minimize the production of metallic particles are to be investigated.
